EE 203 03
Final Project
11/17/2008
1
Introduction
The objective of this experiment is to design two different state machine systems with a
controller switch performing the same action. When the switch is off, the state machine
is to switch between the pow
Note Title
1411/9012
17W #95 Ode 3/z/ / Mama Mm 72) "l/IO
3 S Y$ems
91PM. [66+ ' $111. a log/Mud 525* O/ Sou/us] we. know Thral- +-
4 5 '_-; dSI' V-C
Va = VmL: V64 7/, !2/ I V= Vm [1124 '03:? WC.
Once 14/2 Know owl Va [75194] We may 7A2. dRer 2,
~ We will
EE313 Fall 2013
Exam #2 (100 pts)
Thursday, November 7, 2013
Name _
If you have any questions ask them. Show all work and formulas
used. You are allowed one 8.5x11 piece of paper for notes. These notes can only be
formulas or definitions. No worked exampl
Implementation of Student Design
Final lab (12)
EE20303
Instructor: Dan Ke
4/16/2012
Introduction
The objective of this lab was to design a state sequencer using JK or D flip
flops that counts even BCD numbers. I chose to use the JK flip flop. I felt that
Counters Lab 9
EE20303
Instructor: Dan Ke
3/12/2012
Introduction
The purpose of this experiment was to familiarize us with ripple counters.
We will also be working with J-K flip flops once again to aid us in making the
ripple counters. In handout 9 we are
Multiplexors and Demultiplexers Lab 6
EE20303
2/20/2012
Introduction
The purpose of this lab was to examine the behavior of multiplexors and
demultiplexors. The first procedure will display a 4 bit value using four 2 to 1
muxes while the second procedure
Expression Reduction Techniques Lab 5
JamesAlexMarlow
EE20303
2/13/2012
Introduction
The purpose of this experiment is to examine the 2, 3, and 4 input NAND
gate. We will be observing these NAND gates through a 4 input circuit also using
inverters. We wil
Implementation with One Gate Type
(Lab 4)
EE20303
2/6/2012
Introduction
The purpose of this experiment is to examine the NAND gate. We will be
observing the output and make it behave as the truth table given in our handout. To
do so we will be using Alter
Basic Two-Level Circuits (Lab
3)
EE20303
1/30/2012
Introduction
The purpose of this experiment is to examine the difference between an
output from an OR gate and that of an AND gate. In This experiment we will be
using Altera Quartus II to wire and simula
Binary Adders and Other
Combinational Networks Lab 7
JamesAlexMarlow
EE20303
2/27/2012
Introduction
The purpose of this lab was to examine Binary Adders and Other
Combinational Networks. First we will manually wire BCD to 7 a segment decoder
(7448) on the
Latches and Flip-Flops Lab 8
EE20303
Instructor: Dan Ke
3/5/2012
Introduction
The purpose of this experiment is to observe and see the operation of
sequential devices. We will be looking at the invalid condition in an S-R latch, and
the rising and falling
Student Design lab 11
EE20303
Instructor: Dan Ke
4/9/2012
Introduction
The purpose of this lab was to get us familiar with register configurations.
First we use a 7495 shift register to perform the function desired. Finally we use 2
7495 registers which i
State Sequencers and Controllers Lab
10
EE20303
Instructor: Dan Ke
4/2/2012
Introduction
The purpose of this lab was to familiarize us with a synchronous counter and
let us determine how to modify its count sequence. The last part of the lab we will
be de
Note Title
1411/9012
FavJaS-F 11M, D M /'/l/
0x) cfw_baa/4 Emcqtl WWI/141 800/3H9.9V4
EMA/A? S,=b1.7LW-w4z IKBKA'SLwov/R
Z WVQJhaA
L227 >
A I . a '- g
A (0%) 913:qu 3J77 , y-
) 7/
PM. LM) 6 806.38: C0L(_7ZL/.9/ s CZZG/Ifa)
23*
13?: Z ti'g =2449M91"
2
EE 203 03
Experiment 3: Basic Two Level Circuits
09/08/2008
1
Introduction
The objective of this experiment is to learn to determine the SOP (Sum of Products),
POS(Product of Sums), and how to design, simulate, and wire these type circuits. This
experimen
EE 203 03
Experiment 2: Introduction to Altera Quartus II Computer Aided Design and Simulation Software
09/01/2008
1
Introduction
The objective of this experiment is to learn to use the Altera Quartus II computer aided
design and simulation software. This
EE 203 03
Experiment 6: Multiplexors and Demultiplexors
09/29/2008
1
Introduction
The objective of this experiment is to learn about multiplexors and demultiplexors. There
were three circuits simulated, and five circuits wired for this experiment. From th
EE 203 03
Experiment 10: State Sequencers and Controllers
10/27/2008
1
Introduction
The objective of this experiment is to learn about State Sequencers and their controllers.
This experiment covered the topics of: State Diagrams, Transition Tables, Synchr
EE 203 03
Experiment 8: Latches and Flip Flops
10/13/2008
1
Introduction
The objective of this experiment is to learn about S-R Latches, D Flip Flops, J-K Flip
Flops, and T Flip Flops. This experiment will describe the theory behind the devices
listed abo
EE 203 03
Experiment 11: Chip Programming
11/23/2008
1
Introduction
The objective of this experiment is to learn how to program a microchip to perform basic
gate operations. The goal of the experiment was to design a system that would display
sixteen hex
EE 203 03
Experiment 9: Counters
10/20/2008
1
Introduction
The objective of this experiment is to learn about Asynchronous Ripple Counters,
Glitches, Generating Clock Signals, Non Pair of Two Dividers, and Symmetric
Waveforms. This experiment will describ
EE 203 03
Experiment 7: Binary Adders and Other Combinational Networks
10/6/2008
1
Introduction
The objective of this experiment is to learn about different types of binary adders and the
various techniques involved. This lab covers Half Adders, Full Adde
EE 203 03
Experiment 4: Implementation with One Gate Type
09/15/2008
1
Introduction
The objective of this experiment is to learn how to convert a multi-type gate diagram,
and convert the multi-type gates into a single-type gate design. To accomplish this,