Representation of Information
Binary and hexadecimal representation of information
2s complement representation and arithmetic
Binary representation of real numbers
Codes, code distance
Error detection an
Problem # 1:
(a) Show that the minimum conductivity of a semiconductor sample occurs when n0 = ni
(b) What is the expression for the minimum conductivity?
(c) Calculate the minimum conductivity for Si
Homework 1: Solutions
1. Consider how the de Broglies suggestion might explain some properties of the hydrogen atom. a. Show that the assumption h p = m = and the quantization condiction that the length of a circular orbit be an integer multiple of the le
The Important Stu
This chapter concerns an important mathematical result which relates the electric eld in
a certain region of space with the electric charges found in that same region. It is useful
Physics 114 Exam 3 Spring 2013
For grading purposes (do not write here):
Question 1 (10 points). Determine the initial direction of the deflection of charged particles as
they enter the magnetic fields shown i
4.1 Electric Flux . 4-2
4.2 Gausss Law . 4-3
Infinitely Long Rod of Uniform Charge Density . 4-8
Infinite Plane of Charge. 4-9
Spherical Shell . 4-12
Non-Conducting Solid Sphere . 4-
Homework 1 Solutions
Using Dirac delta functions in the appropriate coordinates, express the folowing charge distributions as
three-dimensional charge densities (x).
The equations to use in solving this problem are
MIDTERM EXAM 2 - SOLUTIONS
July 21, 2008
8:00 a.m. 9:00 a.m.
Instructions: Write your name, and NetID where indicated. You are allowed to use one formula
sheet (81/2 11) and a calculator. This examination consists of 2 problem
HNG DN THAY I PASSWORD CC DCH V PDT
( EMAIL, ELEARNING, FORUM, PORTAL )
ngnhpvotrang Portal ( oto ) : http:\www.daotao.hcmut.edu.vn
Nungnhpkhngthnhcng TH ncas 4 PDTxin reset li
password trang Portal ( oto )
Problem 1.24 The plot in Fig. P1.24 displays the cumulative charge q(t ) that has
entered a certain device up to time t . Sketch a plot of the corresponding current i(t ).
Figure P1.24: q(t ) for Problem 1.24.
E CE 2101211 University o f Illinois
Analog Signal Processing
Trick, Basar, Franke
Thursday, September 25, 2008 -7:00~8:15 P M
Section: (circle one) Class: (circle one)
Please clearly PRINT your name
University of Illinois at
Analog Signal Processing
Allen, Jones, Levinson
Thursday, October 21, 2010 - 7:00-8:15 P.M.
Waves Review, Crystallography,
Lecture 6, p. 1
Single-Slit Diffraction (from L4)
Slit of width a. Where are the minima?
Use Huygens principle: treat each point
across the opening of the slit as a wave
The first min
Lecture 9, p 1
Introduction to QM:
Review and Examples
Lecture 9, p 2
KEmax = e Vstop = hf
The work function:
is the minimum energy needed to strip
an electron from the metal.
Sequential Circuit Design
This section deals with the design of sequential circuits including the following: A discussion of the construction of state/output tables or diagrams from a word description or flow chart specification of sequential b
Digital Circuit Engineering
Product State Graphs
Seq3ProdFSM_C.fmI p. 1
Revised; April 8, 2009
Special State Graphs
Checking for Dual Sequences
1101 or 1011 Mealy Detection
Consider a 3-bit twisted ring counter consisting of 3 D flip-flops (labeled A, B, C from left-toright) and an inverter, connected such that DB = QA, DC = QB, and DA = QC.
a. Starting with state QAQBQC = 000, giv
Homework 6 Solution
Homework #6 Solutions
(a) Q+ = (Qbar (CD)')' = (Q (CD')')' + CD = CD + QC' + QD = CD + C'Q.
When C=1, the inputs to the second stage (which is similar to an unclocked
SR latch, but with
LC-3 microarchitecture and I/O
Y. N. Patt and S. J. Patel, Introduction to Computing Systems: from bits & gates to C & beyond, 2nd
Consider a 128M x 32 RAM
a. How many address lines and data lines would this RAM need?
b. How many bytes does this RAM hold?
c. How many 4K x 4 RAMs would you need to make a 128M x 32 RAM? What size
(a) Shown below is the logic diagram of a D latch. It consists of 4 NAND gates and an inverter.
It has 2 inputs: D and C.
Express Q+ as a function of C, D, and Q.
Complete the next-state table for th
In this problem you will design a Full Subtractor (FS) cell. As shown below, this cell has inputs
xi and yi and a borrow input bi. There are two outputs: difference di and borrow-out bi+1. The cell
should be des
Combinational logic analysis and design
K-maps and function minimization
NAND, NOR, XOR, XNOR functions
Analysis of combinational networks
Design of combinational networks
M. Morris Mano, Charles R. Kime, Logic a
Boolean algebra identities and Boolean proofs
Principle of duality
M. Morris Mano, Charles R. Kime, Logic and Computer Design Fundamentals, 4th edition,
Homework 7 Solution
Homework #7 Solutions
a. 000 -> 100 -> 110 -> 111 -> 011 -> 001 -> 000 -> .
b. 010 and 101 are illegal states. If the counter starts in one of these states, it will be stuck in the
loop 010 -> 101 -> 010 -> 101 -> .