Experiment #12:
Intro to Verilog / Xilinx ISE Intro
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #12
Mustafa Kamel
Page 1 of 7
Intro to Verilog / Xilinx ISE In
#063qu 05 L633. 31318th
M " LMldthYm 1] Precuxa 33WL9
when mm. 9 mm mm:
2 6 W" 5 : x: 06 dmmc (mm Name Cgmmnw
- A D -=r?m,=-F3>3 A-g: A?) :9;
"OIL AHA $3: Arr?) :5) _
- "Mm Hum A aw *m Ei
7 "mm H HAM) A% 4.3. 'FiJrB
e "NOV. % HA3 2 W5 :W
- x02 awash; A393
ECE 140 Midterm Exam - A Spring 2009
Closed Book Exam
For fullcredit, clearly write all immediate steps of your work and use standard
notations and methods.
1. Implement the following function fusing three 24nput loobup tables.
I = 75% +517. EX.
2. Conver
ECE I40 Midterm Exam - B Spring 2008
Closed Book Exam
Assume that both inverted and non-inverted inputs are available at no additional cost
unless specied (Problem 2). For full-credit. clearly write all intermediate steps of your
work and use standard not
cfw_40- Malian
ardo 8? 204- $2-
!= 5-4-1 + w 02.7. +w'ft-_=z.t- 0347: Z-
.\
ECE 140 Midterm Exam Spring 2007
Closed Book Exam
I. Decompose the function f = wa-yq- twi-y+-.t~z + 172-; -z in the form of
MSW-3.1).
(a) What are functions 3 and h?
(b) Find a m
Experiment #1&2:
Inverter / NAND gates
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #1&2
Mustafa Kamel
Page 1 of 5
Inverter
Introduction
The main goal of this
Mustafa Kamel
ECE 2140
Pre-Lab 2
1. Find I/O pin numbers and specifications of 7400 from data sheet downloaded from the
web (ECE labs) Pin numbers: Vcc, ground, input and outputs of all NAND gates. Absolute
maximum voltages: Vcc and voltages at input pins
Mustafa Kamel
ECE 2140
Pre-Lab 1
1. Find I/O pin numbers and specifications of 7404 from data sheet downloaded from the
web (ECE labs) Pin numbers: Vcc, ground, input and outputs of all six inverters. Absolute
maximum voltages: Vcc and voltages at input p
Experiment #9:
J-K Flip Flop
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #9
Mustafa Kamel
Page 1 of 3
Abstract:
This lab provides an introduction to Digital L
Experiment #13:
Introduction to FPGA
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #13
Mustafa Kamel
Page 1 of 4
1. Abstract
This experiment was introduction to
Experiment #10:
Half Adder on Gate Array
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #10
Mustafa Kamel
Page 1 of 4
Half Adder on Gate Array
Abstract
This lab
Experiment #7:
Multiplexer
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #7
Mustafa Kamel
Page 1 of 4
Multiplexer
Abstract
This lab provides an introduction to
Experiment #5&6:
Sum-of-Products/Product-of-Sums
Realization
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #5&6
Mustafa Kamel
Page 1 of 5
Sum-of-Products
Introd
:vesqm c6 Logic 83$me
310% gum - [Paw 8mm] may 2?th0
WW -
. l. grime a 100; gar mumw imluw VDNS.
mm mm 3W6: am mm muic gar 0 gm
mm. -% wow. '
2- immggg (m WY. om WWW (ma [mama
0 tmmc wunm WY WM-
5. mmmmg usx (1 Mag 06 mmfrm 4b (gm/1d ? (imam)
r/I mam 5% *
cfw_061% :26 (35 $l58tmS
A W @1000 m 2.] 359550 29mm
Mam WW5 cfw_50v 30000505100
: a '3 (29m WWWmwm cm W numbers
on 50me
00 mm >[000|:\
$723 (DmpLewqur wand \ *0 W \s camptemnr
ex) who #7 oxoon H > [0505 o]
am mac-ram
amnion > 1H: 0 mm mum
HOZOMZI
1| '0
PHYS-2326: University Physics-II
Ch-35
Khalid Bukhari
SOLUTION TO SIMILAR PROBLEMS
NOTE: Q no:
Chapter 35: NATURE OF LIGHT AND GEOMETRIC OPTICS
2, 5, 6, 8, 20, 30, 33, 35, 39, 65
2. As a result of his observations, Ole Roemer concluded that eclipses of Io
Formula Sheet Final Exam Physics 22
Fptcharge = k
q1 q2
,
r2
k=
E ptcharge = k
1
Nm2
= 8.99 109 2 ,
40
C
q
,
r2
Ecapacitor =
= Q/L,
Elong line o f
= Q/A,
charge
Z
=
q
Vptcharge = k ,
r
1
KE = mv2 ,
2
=k
2
,
r
Eringz = k
C2
Nm2
~F = q~E (1)
zQ
(z2 + R2 )
Experiment #1:
Introduction to Lab Equipment: Power Supply, DMM, Breadboard, and Multisim
Name: Richard Dedu
Lab Partner: Sarah Sopher
ECE 2110-31: Circuit Theory
September 15, 2014 Introduction
INTRODUCTION
The lab explains the various devices and equipm
SCHOOL OF ENGINEERING AND APPLIED SCIENCE
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
ECE 2110: CIRCUIT THEORY LABORATORY
Experiment #4:
Voltage Division, Circuit Reduction, Ladders, and Bridges
EQUIPMENT
Lab Equipment
(1) DC Power Supply
(2) Digita
Laboratory Experiment #8 - Technical Memorandum
FROM: Richard Dedu
DATE: 27th October, 2016
RE:
Lab #8: Operational Amplifiers and Applications
ORANIZATION OF MEMORANDUM:
On 11/2/2015, this student performed the GWU - ECE 2110 Lab Experiment #8. The follo
Richard Dedu
ECE 2140
LAB 6 SECTION 34
31st March, 2017
EXTRA CREDIT
PART 1 DESIGN OF CONTROL LOGIC:
Objectives:
The purpose of this lab is to Implement a variation of the reaction timer. Firstly a one-digit
counter was used instead of the two-digit count
Experiment #4: Voltage Division, Circuit Reduction, Ladders, and Bridges
Sarah Sopher, Richard Dedu
ECE 2110: Circuit Theory
Yangyang Zhao
September 29, 2016
Experiment #4
Sarah Sopher and Richard Dedu
Page 1 of 8
1.
Introduction
The purpose of this exper
ECE2140 Lab Report Format
Scenario: You have just finished an experiment, and you are writing a short (less than two pages of text, single
spaced), but dense, report for your supervisor. Your supervisor should be able to discuss your results with other
me
ECE 2140 Design of Logic Systems I
Lab 6- State Machine and Karnaugh Maps
Nicoline Arlet
April 1, 2016
1. Purpose
The general purpose of the lab was to allow the student to utilize the concept of states and
state machines learned in class in order to desi
ECE 2140 Design of Logic Systems I
Lab 4- Basys Board and FPGAs
Nicoline Arlet
March 3, 2016
1. Purpose
The purpose of the lab was for the student to become familiar with the FPGA used in a Basys
Boards and get a basic understanding of the Verilog Hardwar
Experiment #3&4:
AND, OR and XOR gates
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Experiment #3&4
Mustafa Kamel
Page 1 of 7
OR Gates
Introduction
The main goal of this
Experiment Final:
Final Project: Counter
The George Washington University
School of Engineering and Applied Science
ECE 2140
Design of Logic Systems
Author: Mustafa Kamel
Introduction:
A counter is a product that one might use to count a value per second.