View the step-by-step solution to:


This question was created from ENS2344_problems_8


Problem 8
A cache has the following parameters: b, block size given in numbers of words; S, number of
sets; /, number of ways; and A, number of address bits.
(a) In terms of the parameters described, what is the cache capacity, C?
(b) In terms of the parameters described, what is the total number of bits required to store
the tags?
(c) What are S and / for a fully associative cache of capacity C words with block size b?
(d) What is S for a direct mapped cache of size C words and block size b?
Problem 9
A 16-word cache has the parameters given in Problem 8. Consider the following repeating
sequence of lw addresses (given in hexadecimal): 40 44 48 40 70 74 78 70 80 84 88 80 90
94 98 90 0 4 8 C 10 14 18 10 20
Assuming least recently used (LRU) replacement for associative caches, determine the
effective miss rate if the sequence is input to the following caches, ignoring start up effects
(i.e., compulsory misses).
(a) direct mapped cache, S = 16, b = 1 word
(b) fully associative cache, N = 16, b = 1 word
(c) two-way set associative cache, S = 8, b = 1 word
(d) direct mapped cache, S = 8, b = 2 words

Recently Asked Questions

Why Join Course Hero?

Course Hero has all the homework and study help you need to succeed! We’ve got course-specific notes, study guides, and practice tests along with expert tutors.

  • -

    Study Documents

    Find the best study resources around, tagged to your specific courses. Share your own to gain free Course Hero access.

    Browse Documents
  • -

    Question & Answers

    Get one-on-one homework help from our expert tutors—available online 24/7. Ask your own questions or browse existing Q&A threads. Satisfaction guaranteed!

    Ask a Question
Ask Expert Tutors You can ask You can ask ( soon) You can ask (will expire )
Answers in as fast as 15 minutes